

3104510 PTO
10/08/416
02/27/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10087416	FILING DATE 02/27/2002	CLASS 257	SUBCLASS 1.01	GAU 2811	EXAMINER OWENS
----------------------	---------------------------	--------------	------------------	-------------	-------------------

****APPLICANTS:** Trivedi Jigish; Wang Zhongze; Yang Rongsheng;

****CONTINUING DATA VERIFIED:**
THIS APPLICATION IS A CON OF 09/444,024 11/19/1999
WHICH IS A DIV OF 09/386,076 08/30/1999 PAT 6,093,661

****FOREIGN APPLICATIONS VERIFIED:**

NOTE-DISCLAIMER:
The term of this patent shall not extend
beyond the expiration date
of Pat. No. 6,417,546

PG-PUB <input type="checkbox"/>	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiner's initials		ATTORNEY DOCKET NO M122-1965
TITLE : Integrated circuitry and semiconductor processing method of forming field effect transistors		
U.S. DEPT. OF COMM./PAT. & TM-PTO-436 (Rev. 12-94)		

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
ISSUE FEE		Total Claims	
Amount Due	Date Paid	Print Claim for O.G.	
<input checked="" type="checkbox"/> TERMINAL DISCLAIMER		DRAWING	
		Sheets Drwg.	Figs. Drwg.
		Print Fig.	
		Application Examiner	
		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)